tss_hp_tl.gif (1053 bytes) tss_hp_tr.gif (1057 bytes)

Agilent HP3070

Products/Services

    Test Programs
    Test Fixtures
    Doc Manuals
    Board Testing
    CAD Translation
    Program Options
    Testability Review

Quotations


    Online Quick Quote
    How to Request
    RFQ Via Email
    RFQ Documentation
    File Upload

Customer Support


    Online Job Status
    PLD Support
    ISP Support
    Support After Sale
    Testability Guidelines

TSS Web Links


    TSS Home Page
    TSS Contacts
    TSS GenRad Pages


Documentation Manuals

Service and support after installation are vital to every test engineer.   The Documentation manual provides the information needed to keep board testing running smoothly.    It will help in troubleshooting, maintenance, and will be invaluable when there are changes in board design.    The manual will keep your support times down to a minimum.    It includes the following:

A complete set of program files.   With a complete set of source files, you will be able to perform program maintenance or update the program should the board design be changed.
A printout of the program header of the Test Plan.   The header provides a history of the program development.  It will list any problems encountered and your instructions of how to proceed.   It could be considered a software development notebook. It includes:
The customer's documentation revision levels used to generate the software.
The version of HP Development Software used to generate the program.
The power supply assignments and their connected nodes.
Listing of untestable components with reasons.
Listing of components tested in parallel.
Listing of components tested using cluster tests.
Listing of tests that are characterized with reasons.
Listing of custom developed tests.
Listing of No Access nets.
Other General Information.
Board Test Grader reports.  This report provides an analysis of the board fault coverage.
Failure messages for network devices (i.e. resistor networks) will identify the failing pin.  This will assist in locating board faults to the pin and node level.
Schematic of all custom fixture interface circuits.  The schematic will enable both the maintenance of the fixture as well as assisting to identify certain faults in the UUT.
Fixture nail map.    This is a second copy of the nail map (the first copy is mounted in the fixture).   It can be aligned to the UUT to help in locating probe points on the board under test. It can also be aligned to the fixture to locate specific probe points.

 

 

 

tss_hp_br.gif (1030 bytes)

 

Copyright © 1998-2004 Test Software Systems, Inc.   All rights reserved.